img Leseprobe Leseprobe

Enhanced Virtual Prototyping for Heterogeneous Systems

Muhammad Hassan, Rolf Drechsler, Daniel Große, et al.

PDF
ca. 85,59 €
Amazon 35,85 € iTunes Thalia.de Weltbild.de Hugendubel Bücher.de ebook.de kobo Osiander Google Books Barnes&Noble bol.com Legimi yourbook.shop Kulturkaufhaus ebooks-center.de
* Affiliatelinks/Werbelinks
Hinweis: Affiliatelinks/Werbelinks
Links auf reinlesen.de sind sogenannte Affiliate-Links. Wenn du auf so einen Affiliate-Link klickst und über diesen Link einkaufst, bekommt reinlesen.de von dem betreffenden Online-Shop oder Anbieter eine Provision. Für dich verändert sich der Preis nicht.

Springer International Publishing img Link Publisher

Naturwissenschaften, Medizin, Informatik, Technik / Elektronik, Elektrotechnik, Nachrichtentechnik

Beschreibung

This book describes a comprehensive combination of methodologies that strongly enhance the modern Virtual Prototype (VP)-based verification flow for heterogeneous systems-on-chip (SOCs). In particular, the book combines verification and analysis aspects across various stages of the VP-based verification flow, providing a new perspective on verification by leveraging advanced techniques, like metamorphic testing, data flow testing, and information flow testing. In addition, the book puts a strong emphasis on advanced coverage-driven methodologies to verify the functional behavior of the SOC as well as ensure its security.

  • Provides an extensive introduction to the modern VP-based verification flow for heterogeneous SOCs;
  • Introduces a novel metamorphic testing technique for heterogeneous SOCs which does not require reference models;
  • Includes automated advanced data flow coverage-driven methodologies tailored for SystemC/AMS-based VPs;
  • Describes enhanced functional coverage-driven methodologies to verify various functional behaviors of RF amplifiers.

Weitere Titel von diesem Autor
Weitere Titel in dieser Kategorie
Cover Machine Learning
Machine Learning
Shriram K Vasudevan
50,94 €

Kundenbewertungen

Schlagwörter

Verification using Virtual Prototypes, Formal verification of virtual prototypes, Testing for Virtual Prototype Verification, Virtual Prototypes at the Electronic System Level, SystemC/AMS-based Virtual Prototypes